Difference between pages "Osteoporosis" and "Transactional memory in hardware"

Revision as of 00:03, 30 April 2009 (view source) Manikandan (Talk | contribs) (→‎Conferences)		Latest revision as of 07:08, 27 July 2015 (view source) Thungana.praveen (Talk | contribs) (→‎Patent dashboard)
Line 1:		Line 1:
−	Osteoporosis is a systematic skeletal disease characterized by low bone mass, increase of bone fragility and susceptibility to fracture.	+	==Background==
		+	===Transactional memory===
		+	*Transactional memory is a general and flexible way to allow programs to read and modify disparate primary memory locations atomically as a single operation, much as a database transaction can atomically modify many records on disk.
		+	*[http://en.wikipedia.org/wiki/Transactional_memory Transactional memory] attempts to simplify parallel programming by allowing a group of load and store instructions to execute in an atomic way. Transactional memory is a concurrency control mechanism analogous to database transactions for controlling access to shared memory in concurrent computing. A transaction is a piece of code that executes a series of reads and writes to shared memory.
		+	*Transactional memory (TM) supports code sections that are executed atomically, i.e., so that they appear to be executed one at a time, with no interleaving between their steps. TM significantly reduces the difficulty of writing correct concurrent programs. A good TM implementation avoids synchronization between concurrently executed transactional sections unless they actually conflict. TM can significantly improve the performance and scalability of concurrent programs, as well as makes them easier to write, understand and maintain.
		+	*[http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PG01&p=1&u=%2Fnetahtml%2FPTO%2Fsrchnum.html&r=1&f=G&l=50&s1=%2220070156994%22.PGNR.&OS=DN/20070156994&RS=DN/20070156994 Transactional memory] generally refers to a synchronization model that allows multiple threads to concurrently access a shared resource (such as a data structure stored in memory) without acquiring a lock as long as the accesses are non-conflicting, for example, as long as the accesses are directed to different portions of the shared resource.
		+	'''[[More details]]'''
−	'''Types of Osteoporosis and its causes'''	+	----
−	#'''Primary osteoporosis(Type I (postmenopausal) or Type II (senile) )''':	+
−	##''Type I (postmenopausal)'': Generally develops in women after menopause when the amount of estrogen in the body greatly decreases. This process leads to an increase in the resorption of bone (the bones loses substance).	+
−	##''Type II (senile)'': This involves a thinning of both the trabecular bone (the spongy bone inside of the hard cortical bone) and the hard cortical bone. This process often leads to hip and vertebral body (in the spine) fractures.	+
−	#'''Secondary osteoporosis''': Secondary osteoporosis has the same symptoms as primary osteoporosis. However, it occurs as a result of having certain medical conditions, such as hyperthyroidism or leukemia. It may also occur as a result of taking medications known to cause bone breakdown, such as oral or high-dose inhaled corticosteroids (if used for more than 6 months), too high a dose of thyroid replacement, or aromatase inhibitors (used to treat breast cancer).	+
−	#'''Osteogenesis imperfecta''': Osteogenesis imperfecta is a rare form of osteoporosis that is present at birth. Osteogenesis imperfecta causes bones to break for no apparent reason.	+
−	#'''Idiopathic juvenile osteoporosis''':Idiopathic juvenile osteoporosis is rare. It occurs in children between the ages of 8 and 14 or during times of rapid growth. There is no known cause for this type of osteoporosis, in which there is too little bone formation or excessive bone loss.	+
−	==Incidence and prevalence==	+	===Transactional programming models===
−	[[Image:Osteoporosis incidence.jpg|thumb|center|500px]]	+	*[http://research.sun.com/spotlight/2007/2007-08-13_transactional_memory.html Transactional programming models] can be supported in software using software-based transactional memory (STM), in hardware using hardware- based transactional memory (HTM), or in a combination of the two (Hybrid TM, or HyTM).
−	===Incidence===	+	**[http://en.wikipedia.org/wiki/Software_transactional_memory Software based Transactional memory] (STM) can allow sequences of concurrent operations to be combined into atomic transactions, thereby reducing the complexity of both programming and verification. STM is a scheme for concurrent programming with multiple threads that uses transactions similar to those used in databases.
−	* 1 in 3 women over 50 will suffer a fracture due to osteoporosis; this increases to 1 in 2 over 60.	+	**Hardware based Transactional memory (HTM) system requires no read or write barriers within the transaction code. The hardware manages data versions and tracks conflicts transparently.
−	* 1 in 5 men over 50 will suffer a fracture due to osteoporosis; this increases to 1 in 3 over 60.	+	**[http://www.eecs.harvard.edu/~fedorova/papers/asplos165-damron.pdf Hybrid Transactional memory] (HyTM) implements Transactional memory in software so that it can use best-effort Hardware Transactional memory (HTM) to boost performance but does not depend on HTM.
−	* Approximately 1.6 million hip fractures occur each year worldwide, the incidence is set to increase to 6.3 million by 2050.	+
−	* The highest risk of hip fractures are seen in Norway, Sweden, Iceland, Denmark and the USA.	+
−	* Currently, there is an increasing incidence of hip fractures in the developed cities in Asia. 1 out of 4 hip fractures occur in Asia and Latin America. This number of hip fractures will increase to 1 in 2 by 2050.	+
−	* In the Middle East, the burden of osteoporosis in the general population is expected to increase and is becoming a heavy financial burden.7	+
−	* The annual incidence rate of osteoporotic fractures in women is greater than the combined incidence rates of heart attack, stroke and breast cancer. ([[Media:Osteoporosis_factsheet.pdf|International osteoporosis foundation]])	+
−	===Prevalence===
−	*28 million Americans (10 million with osteoporosis; 18 million with low bone mass); eight million American women and 2 million men (NWHIC)(approx 1 in 9 or 10.29% or 28 million people in USA ).
−	*Total prevalence rate of osteoporosis in the middle- aged and elderly in China was 16. 1% in 2002. The prevalence rate among males was 11. 5% and among females was 19. 9%.
−	*Prevalence increase to 2.2 million in 2006 and 3 million in 2021 in Australia.
−	*The prevalence of Khon Kaen (Thai rural area) women has osteporosis in femoral neck and lumbar spine is 19.3% and 24.7% respectively. ([[Media:Osteoporosis_factsheet.pdf|International osteoporosis foundation]])
−	{|border="2" cellspacing="0" cellpadding="4" width="100%"	+	===Software based Transactional memory===
−	|align = "center" bgcolor = "#FFFF99"|'''S.NO'''	+	*Software transactional memory (STM) is implemented in software. All speculative STM transactional data is stored in the system memory and indicated to be in a non-committed state. When the STM transaction commits, any data the transaction writes is indicated as committed and subsequently available to other threads and transactions. In certain STM systems, a flag may be set to indicate the data as committed and accessible and available in memory to other transactions.
−	|bgcolor = "#FFFF99"|'''Country/Region'''	+
−	|bgcolor = "#FFFF99"|'''Extrapolated Prevalence'''	+	====DracoSTM====
−	|-	+	*[http://eces.colorado.edu/~gottschl/dracoSTM/pubs/lcsd07-dracostm.pdf DracoSTM] is a high performance lock-based C++ Software Transactional memory research library. DracoSTM uses only native object-oriented language semantics, increasing its intuitiveness for developers while maintaining high programmability via automatic handling of composition, locks and transaction termination.
−	|align = "center"|1	+	*DracoSTM is a lock-based STM system. At its core, DracoSTM uses one lock per thread to implement transactional reads and writes. This allows multiple transactions to simultaneously read and write without blocking other transactions’ progress.
−	|USA	+
−	|10 million cases (80% cases are women and 20% cases are men)	+
−	|-	+	====Dynamic STM (DSTM)====
−	|align = "center"|2	+	*[http://research.sun.com/scalable/pubs/PODC03.pdf Dynamic Software Transactional Memory (DSTM)] is a low-level application programming interface (API) for syn-chronizing shared data without using locks.
−	|Australia	+	*DSTM supports dynamic-sized data structures. DSTM has non-blocking implementation. The non-blocking property is obstruction-freedom. Dynamic means that the set of locations accessed by the transaction is not known in advance and is determined during its execution.
−	|2.2 million	+	*DSTM techniques allow transactions and transactional objects to be created dynamically.Transactions may determine the sequence of objects to access based on the values observed in objects accessed earlier in the same transaction. DSTM is well suited to the implementation of dynamic-sized data structures such as lists and trees.
−	|-	+
−	|align = "center"|3	+	====Dynamic Software Transactional Memory 2.0 (DSTM2)====
−	|Middle east	+	*[http://research.sun.com/scalable/pubs/OOPSLA2006.pdf DSTM2] is a Java-based software library that provides a flexible framework for implementing STM. DSTM2 significantly improves the programming interface of its predecessor DSTM. The code is provided in Java libraries and any Java programmer can use it easily. DSTM2 allows researchers to plug in their STM implementations and directly compare them with others.
−	|18,603,593	+	*The DSTM2 library assumes that multiple concurrent threads share data objects. The DSTM2 library provides a new kind of thread that can execute transactions, which access shared atomic objects. DSTM2 threads provide methods for creating new atomic classes and executing transactions.
		+
		+	====Nonblocking Software Transactional Memory====
		+	*[http://research.sun.com/scalable/pubs/PPoPP2008-NBSTM.pdf Nonblocking STMs] are obstruction free. Nonblocking Software Transactional Memory guarantees that, if a transaction is repeatedly retried and eventually encounters no interference from other transactions, then eventually the transaction commits successfully.
		+	*Nonblocking STM “steals” ownership of a memory location from another transaction, rather than waiting for the other transaction to explicitly release it. Accessing stolen locations is more complicated and expensive than accessing unstolen ones, but stealing is worthwhile in order to avoid waiting for another transaction that is delayed for a long time.
		+
		+	====<span style="color:#C41E3A">Like this report?</span>====
		+	<p align="center"> '''This is only a sample report with brief analysis''' <br>
		+	'''Dolcera can provide a comprehensive report customized to your needs'''</p>
		+	{|border="2" cellspacing="0" cellpadding="4" align="center" "
		+	|style="background:lightgrey" align = "center" colspan = "3"|'''[mailto:info@dolcera.com <span style="color:#0047AB">Buy the customized report from Dolcera</span>]'''
	|-		|-
−	|align = "center"|4	+	| align = "center"| [http://www.dolcera.com/website_prod/services/ip-patent-analytics-services Patent Analytics Services]
−	|Africa	+	|align = "center"| [http://www.dolcera.com/website_prod/services/business-research-services Market Research Services]
−	|47,233,590	+	|align = "center"| [http://www.dolcera.com/website_prod/tools/patent-dashboard Purchase Patent Dashboard]
	|-		|-
−	|align = "center"|5	+	|align = "center"| [http://www.dolcera.com/website_prod/services/ip-patent-analytics-services/patent-search/patent-landscapes Patent Landscape Services]
−	|Asia	+	|align = "center"| [http://www.dolcera.com/website_prod/research-processes Dolcera Processes]
−	|359,862,754	+	|align = "center"| [http://www.dolcera.com/website_prod/industries Industry Focus]
	|-		|-
−	|align = "center"|6	+	|align = "center"| [http://www.dolcera.com/website_prod/services/ip-patent-analytics-services/patent-search/patent-landscapes Patent Search Services]
−	|Europe	+	|align = "center"| [http://www.dolcera.com/website_prod/services/ip-patent-analytics-services/alerts-and-updates Patent Alerting Services]
−	|80,590,570	+	|align = "center"| [http://www.dolcera.com/website_prod/tools Dolcera Tools]
	|-		|-
	|}		|}
		+	<br>
		+	====[http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=3&f=G&l=50&co1=AND&d=PTXT&s1=transactional.TI.&s2=memory.TI.&OS=TTL/transactional+AND+TTL/memory&RS=TTL/transactional+AND+TTL/memory Non-blocking conditions]====
		+	=====Lock-free transactional memory=====
		+	*'''Lock-free transactional memory:''' A transactional memory implementation is lock-free if all its operations are lock-free and if some thread repeatedly attempts to commit transactions, then eventually some thread performs a successful commit.
		+	*'''Lock-freedom:''' An implementation of an operation is lock-free if after a finite number of steps of any execution of that operation, some operation execution completes (irrespective of the timing behavior of any concurrent operation executions).
		+	=====Wait-free transactional memory=====
		+	*'''Wait-free transactional memory:''' A transactional memory implementation is wait-free if all its operations are wait-free and any thread that repeatedly attempts to commit transactions eventually performs a successful commit.
		+	*'''Wait-freedom''': An implementation of an operation is wait-free if after a finite number of steps of any execution of that operation, that operation execution completes (irrespective of the timing behavior of any concurrent operation executions).
−	==Product Information==	+	=====Obstruction-free transactional memory=====
−	[[Image:osteoporosis.jpg|800 px|center|thumb| Overall categorization of osteoporosis treatments]]	+	*'''Obstruction-free transactional memory:''' A transactional memory implementation is obstruction-free if all its operations are obstruction-free and if some thread repeatedly attempts to commit transactions, and runs in isolation after some point, then it eventually performs a successful commit.
−	===Products in market===	+	*'''Obstruction-freedom:''' An implementation of an operation is obstruction-free if every operation execution that executes in isolation after some point completes after a finite number of steps.
		+	===Hardware based Transactional memory===
		+	*HTM comprises hardware transactions implemented entirely in processor hardware. For hardware transactions, data may be stored in hardware registers and cache, such that all cache actions are done atomically in hardware and data in the HTM is only written to the main memory upon committing the transaction. The HTM holds all the speculative writes without propagating to the main system memory, such as a Random Access Memory (RAM) device, until the transaction commits. If the hardware transaction aborts, then the cache lines holding the tentative writes in the HTM are discarded. HTM hardware transactions may utilize cache coherency protocols to detect and manage conflicts between HTM hardware transactions. The cache coherency protocols keep track of accesses within a hardware transaction. If two hardware transactions are accessing a same memory location, then the HTM aborts one transaction if there is a conflict, else the transaction's changes may be committed to the system memory.
		+	*HTM transactions usually require less overhead then STM transactions because HTM transactions occur entirely in hardware. HTM transactions may be limited to smaller transactions due to hardware limitations, whereas STM transactions can handle large and longer transactions. [http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PG01&p=1&u=%2Fnetahtml%2FPTO%2Fsrchnum.html&r=1&f=G&l=50&s1=%2220070143287%22.PGNR.&OS=DN/20070143287&RS=DN/20070143287 Source]
		+	*The multi-core processor '''Rock''' supports [http://research.sun.com/scalable/pubs/TRANSACT2008-ATMTP-Apps.pdf Hardware Transactional Memory] (HTM).
		+	*'''Rock'''’s HTM feature is an important but modest first step in integrating HTM support into a mainstream commercial multi-core processor.
		+	*'''Rock''' supports HTM with two new instructions, chkpt and commit, and a new checkpoint status (cps) register. A transaction is started by a chkpt instruction, and is terminated by either a commit instruction or the failure of the transaction. If a transaction fails, some indication of the cause of failure is stored in the cps register, and control is transferred to the PC-relative offset (fail pc) specified by the chkpt instruction.
		+
		+	====Adaptive Transactional Memory Test Platform====
		+	*The [http://www.cs.wisc.edu/gems/doc/gems-wiki/moin.cgi/ATMTP Adaptive Transactional Memory Test Platform] (ATMTP) provides a first-order approximation of the success and failure characteristics of transactions on '''Rock'''. ATMTP will allow developers to test and tune their code for '''Rock'''.
		+	*ATMTP correctly models '''Rock'''’s HTM-related instructions, and fairly accurately reflects most of the circumstances that cause '''Rock''' transactions to fail. ATMTP provides a good platform for experimenting with HTM-based code that will behave similarly on '''Rock'''.
		+
		+	====Unbounded Hardware Transactional Memory (UHTM)====
		+	*[http://supertech.csail.mit.edu/papers/xaction.pdf UHTM] is commited in-cache. When not possible, hardware “spills” transaction information into memory, allowing (essentially) unbounded transactions. UTM is more appealing for programmer, but is significantly more complicated. Unbounded means that there is no limit on the number of locations accessed by the transaction.
		+
		+	====Best-effort Hardware Transactional Memory====
		+	*Best-effort Hardware Transactional Memory transactions are committed in-cache and aborted if they don’t fit. Best-effort Hardware Transactional Memory has simple design.Best-effort Hardware Transactional Memory violates Principle of Least Astonishment. Programmer should not have to think about cache mapping, cache size, cache organization, etc.
		+	*[http://research.sun.com/scalable/pubs/TRANSACT2008-ATMTP-Apps.pdf Best-effort HTM] does not guarantee to support transactions of any size and duration, and thus is free to simply abort transactions that exceed on-chip resources for HTM or encounter difficult events or situations.
		+
		+	====Split Hardware Transaction (SpHT)====
		+	*The [http://research.sun.com/scalable/pubs/PPoPP2008-SpHT.pdf Split Hardware Transaction (SpHT])uses minimal software support to combine multiple segments of an atomic block, each executed using a separate hardware transaction, into one atomic operation. The idea of segmenting transactions can be used for many purposes, including nesting, local retry, or Else, and user-level thread scheduling. SpHT overcomes the limited expressive power of best-effort HTM while imposing overheads dramatically lower than STM and preserving useful guarantees such as strong atomicity provided by the underlying HTM.
		+
		+	====Virtualized Transactional Memory (VTM)====
		+	*[http://www.cs.wisc.edu/trans-memory/misc-papers/moir:hybrid-tm:tr:2005.pdf Virtualized TM (VTM)] maintains atomicity and isolation even if a transaction is interrupted by a cache overflow or a system event. VTM maps the key bookkeeping data structures for transactional execution (read set, write set, write buffer or undo-log) to virtual memory, which is effectively unbounded and is unaffected by system interruptions. The hardware caches hold the working set of these data structures. VTM also suggested the use of hardware signatures to avoid redundant searches through structures in virtual memory.
		+
		+	====[http://research.microsoft.com/~larus/Papers/p80-larus.pdf Conflict detection]====
		+	*HTM systems rely on a computer’s cache hierarchy and the cache coherence protocol to implement conflict detection. Caches observe all reads and writes issued by a processor, can buffer a significant amount of data, and can be searched efficiently because of their associative organization. All HTMs modify the first-level caches, but the approach extends to higher-level caches, both private and shared.
		+	*Conflict detection occurs as other processors receive the coherence messages from the committing transaction. Hardware looks up the received block address in the local caches. If the block is in a cache and has its R or W bit set, there is a read-write or a  write-write conflict between the committing and the local transaction. The hardware signals a software handler, which aborts the local transaction and potentially retries it after a backoff period.
		+	*'''Direct memory updates:''' For direct updates, the hardware transparently logs the original value in a memory block before its first modification by a transaction. If the transaction aborts, the log is used to undo any memory updates.
		+	*'''Early conflict detection :''' For early conflict detection, the hardware acquires exclusive access to the cache block on the first write and maintains it until the transaction commits.
		+
		+	===Hybrid Transactional memory (HyTM)===
		+	*The HyTM approach is to provide an STM implementation that does not depend on hardware support beyond what is widely available today, and also to provide the ability to execute transactions using whatever HTM support is available in such a way that the two types of transactions can coexist correctly.
		+	*The key idea to achieving correct interaction between software transactions and hardware transactions is to augment hardware transactions with additional code that ensures that the transaction does not commit if it conflicts with an ongoing software transaction.
		+
		+	====Phased Transactional Memory (PhTM)====
		+	*[http://research.sun.com/scalable/pubs/TRANSACT2007-PhTM.pdf Phased Transactional Memory (PhTM])supports switching between different “phases”, each implemented by a different form of transactional memory support. PhTM allows to adapt between a variety of different transactional memory implementations.
		+
		+	====Nonblocking Zero-Indirection Transactional Memory (NZTM)====
		+	*[http://research.sun.com/scalable/pubs/TRANSACT2007-NZTM.pdf Nonblocking Zero-Indirection Transactional Memory (NZTM)] is a nonblocking, zero-indirection object-based hybrid transactional memory system. NZTM can execute transactions using best-effort hardware transactional memory or by using compatible software transactional memory system.
		+
		+	====[http://research.microsoft.com/~larus/Papers/p80-larus.pdf Hardware-Accelerated STM (HASTM)]====
		+	*Hardware-Accelerated STM (HASTM) system proposes hardware support to reduce the overhead of STM instrumentation. The supplementary hardware allows software to build fast filters that could accelerate the common case of read set maintenance.
		+	*HASTM provides the STM with two capabilities through per-thread mark bits at the granularity of cache blocks.
		+	*'''Conflict detection:''' Software can check if a mark bit was previously set for a given block of memory and that no other thread wrote to the block since it was marked.
		+	*'''Validation:''' Software can query if potentially there were writes by other threads to any of the memory blocks that the thread marked.
		+
		+	====[http://research.microsoft.com/~larus/Papers/p80-larus.pdf Signature-Accelerated STM (SigTM)]====
		+	*[http://portal.acm.org/citation.cfm?id=1250673 Signature-Accelerated STM (SigTM)]uses hardware signatures to encode the read set and write set for software transactions. A hardware Bloom filter outside of the caches computes the signatures.b Software instrumentation provides the filters with the addresses of the objects read or written within a transaction. To detect conflicts, hardware in the computer monitors coherence traffic for requests for exclusive accesses to a cache block, which indicates a memory update.
		+	*The hardware tests if the address in a request is potentially in a transaction’s read or write set by examining the transaction’s signatures. If so, the memory reference is a potential conflict and the STM can either abort a transaction or turn to software validation.
		+
		+	----
		+
		+
		+
		+	==Search strategy==
		+	=== English Search concepts===
	{|border="2" cellspacing="0" cellpadding="4" width="100%"		{|border="2" cellspacing="0" cellpadding="4" width="100%"
−	|bgcolor = "#FFFF99"|'''Generic'''	+	| style="background-color:#B6DDE8;padding:0.079cm;" width="4%"| <center>'''S. No.'''</center>
−	|bgcolor = "#FFFF99"|'''Brand'''	+	| style="background-color:#B6DDE8;padding:0.079cm;" width="20%"| <center>'''Transactional memory'''</center>
−	|bgcolor = "#FFFF99"|'''Current Status'''	+	| style="background-color:#B6DDE8;padding:0.079cm;" width="20%"| <center>'''Atomic memory transactions'''</center>
−	|bgcolor = "#FFFF99"|'''Type'''	+	| style="background-color:#B6DDE8;padding:0.079cm;" width="20%"| <center>'''Concurrency control'''</center>
−	|bgcolor = "#FFFF99"|'''Company'''	+	| style="background-color:#B6DDE8;padding:0.079cm;" width="20%"| <center>'''Shared memory access'''</center>
		+
	|-		|-
−	|bgcolor = "#CCFFCC" colspan = "5"|<font color="#FF0000">'''Antiresorptives'''</font>	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''1'''</center>
		+	| style="padding:0.079cm;"| Transactional memory
		+	| style="padding:0.079cm;"| Atomic memory transactions
		+	| style="padding:0.079cm;"| Concurrency control
		+	| style="padding:0.079cm;"| Shared memory synchronization
		+
	|-		|-
−	|align = "center" colspan = "5"|<font color="#FF0000">'''Bisphosphonates'''</font>	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''2'''</center>
		+	| style="padding:0.079cm;"| Transactional execution AND memory
		+	| style="padding:0.079cm;"| Atomically memory accesses
		+	| style="padding:0.079cm;"| Concurrent computing
		+	| style="padding:0.079cm;"| Shared memory access
		+
	|-		|-
−	|Alendronate	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''3'''</center>
−	|FOSAMAX®	+	| style="padding:0.079cm;"| Hybrid transactional memory
−	|Approved by US	+	| style="padding:0.079cm;"|
−	|Postmenopausal	+	| style="padding:0.079cm;"|
−	|<font color="#0000FF"><u>[http://www.merck.com/product/ Merck]</u></font>	+	| style="padding:0.079cm;"|
		+
	|-		|-
−	|Risedronate	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''4'''</center>
−	|Actonel®	+	| style="padding:0.079cm;"| Software transactional memory
−	|Approved by US/ES	+	| style="padding:0.079cm;"|
−	|Postmenopausal	+	| style="padding:0.079cm;"|
−	|<font color="#0000FF"><u>[http://en.sanofi-aventis.com/ Sanofi-Aventis/Procter & Gamble]</u></font>	+	| style="padding:0.079cm;"|
		+
	|-		|-
−	|Ibandronate	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''5'''</center>
−	|Boniva™	+	| style="padding:0.079cm;"| Hardware transactional memory
−	|Approved by US	+	| style="padding:0.079cm;"|
−	|Postmenopausal	+	| style="padding:0.079cm;"|
−	|<font color="#0000FF"><u>[http://www.roche.com/home.html Roche]</u></font>	+	| style="padding:0.079cm;"|
		+
		+	|}
		+
		+	=== French Search concepts===
		+	{|border="2" cellspacing="0" cellpadding="4" width="100%"
		+	| style="background-color:#B6DDE8;padding:0.079cm;" width="4%"| <center>'''S. No.'''</center>
		+	| style="background-color:#B6DDE8;padding:0.079cm;" width="20%"| <center>'''Transactional memory'''</center>
		+	| style="background-color:#B6DDE8;padding:0.079cm;" width="20%"| <center>'''Atomic memory transactions'''</center>
		+	| style="background-color:#B6DDE8;padding:0.079cm;" width="20%"| <center>'''Concurrency control'''</center>
		+	| style="background-color:#B6DDE8;padding:0.079cm;" width="20%"| <center>'''Shared memory access'''</center>
		+
	|-		|-
−	|Etidronate	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''1'''</center>
−	|Didronel	+	| style="padding:0.079cm;"| mémoire transactionnelle
−	|Off Label	+	| style="padding:0.079cm;"| opérations&nbsp;de mémoire&nbsp;atomique
−	|&nbsp;	+	| style="padding:0.079cm;"| contrôle de&nbsp;concurrence
−	|<font color="#0000FF"><u>[http://www.pgpharma.com/consumer_didronel.shtml Proctor And Gamble]</u></font>	+	| style="padding:0.079cm;"| La synchronisation de mémoire partagée
		+
	|-		|-
−	|Zoledronic Acid	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''2'''</center>
−	|Aclasta	+	| style="padding:0.079cm;"| l'exécution&nbsp;des transactions AND mémoire
−	|Approved	+	| style="padding:0.079cm;"| accès à la mémoire&nbsp;atomique
−	|Postmenopausal	+	| style="padding:0.079cm;"| programmation concurrente
−	|<font color="#0000FF"><u>[http://www.medicalnewstoday.com/articles/80208.php Novartis]</u></font>	+	| style="padding:0.079cm;"| Accès à la mémoire partagée
		+
	|-		|-
−	|align = "center" colspan = "5"|<font color="#FF0000">'''Selective Estrogen Receptor Modulators'''</font>	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''3'''</center>
		+	| style="padding:0.079cm;"| hybride&nbsp;mémoire transactionnelle
		+	| style="padding:0.079cm;"|
		+	| style="padding:0.079cm;"|
		+	| style="padding:0.079cm;"|
		+
	|-		|-
−	|Raloxifene	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''4'''</center>
−	|Evista®	+	| style="padding:0.079cm;"| mémoire&nbsp;logiciel transactionnel
−	|Approved by US	+	| style="padding:0.079cm;"|
−	|Osteoporosis	+	| style="padding:0.079cm;"|
−	|<font color="#0000FF"><u>[http://www.lilly.com/ Eli lilly]</u></font>	+	| style="padding:0.079cm;"|
−	|-	+
−	|align = "center" colspan = "5"|<font color="#FF0000">'''Hormone Replacement Therapy'''</font>	+
−	|-	+
−	|Conjugated estrogen	+
−	|Premarin®	+
−	|Approved by US	+
−	|Postmenopausal	+
−	|<font color="#0000FF"><u>[http://www.wyeth.com/ Wyeth]</u></font>	+
−	|-	+
−	|Conjugated estrogen	+
−	|Cenestin™	+
−	|Approved by US	+
−	|Postmenopausal	+
−	|<font color="#0000FF"><u>[http://www.drugdigest.org/DD/HC/HCDrugClass/0,4055,34-19,00.html Duramed]</u></font>	+
−	|-	+
−	|Esterified estrogens	+
−	|Estratab®	+
−	|Approved by US	+
−	|Postmenopausal	+
−	|<font color="#0000FF"><u>[http://www.solvay.com/ Solvay]</u></font>	+
−	|-	+
−	|Esterified estrogens	+
−	|Menesta	+
−	|Approved by US	+
−	|Postmenopausal	+
−	|<font color="#0000FF"><u>[http://www.google.co.in/url?sa=t&ct=res&cd=1&url=http%3A%2F%2Fwww.monarchpharm.com%2Findex.cgi%3FCONTEXT%3Dpoalph%26BISKIT%3D95434236815619&ei=bfO_Rpz8Io66sgK63ZS5CA&usg=AFQjCNEFn9uNNf941eVdhDU28dKL-77PGA&sig2=TS_t-tguidki-FvhYmkiMA Monarch]</u></font>	+
−	|-	+
−	|Estradiol Transdermal System	+
−	|Menostar	+
−	|Approved by US	+
−	|Postmenopausal	+
−	|<font color="#0000FF"><u>[http://www.menostar-us.com/HCP/index.html Bayer]</u></font>	+
−	|-	+
−	|Estradiol Transdermal System	+
−	|Vivelle Dot	+
−	|Approved by US	+
−	|Postmenopausal	+
−	|<font color="#0000FF"><u>[http://www.noven.com/PR052002.htm Noven]</u></font>	+
−	|-	+
−	|Estradiol	+
−	|Estrace®	+
−	|Approved by US	+
−	|Postmenopausal	+
−	|<font color="#0000FF"><u>[http://www.bms.com/landing/data/index.html Bristol-Myers Squibb]</u></font>	+
−	|-	+
−	|Estradiol	+
−	|Gynodiol	+
−	|Approved by US	+
−	|Postmenopausal	+
−	|<font color="#0000FF"><u>[http://www.novavax.com/ Novavax]</u></font>	+
−	|-	+
−	|Tibolone	+
−	|Livifem	+
−	|&nbsp;	+
−	|Postmenopausal	+
−	|&nbsp;	+
−	|-	+
−	|align = "center" colspan = "5"|<font color="#FF0000">'''Calcitonin'''</font>	+
−	|-	+
−	|Calcitonin Salmon Injection	+
−	|Miacalcin®	+
−	|Approved by US	+
−	|Postmenopausal	+
−	|<font color="#0000FF"><u>[http://www.novartis.com/ Novartis]</u></font>	+
−	|-	+
−	|Calcitonin Salmon Nasal Spray	+
−	|Miacalcin®	+
−	|Approved by US	+
−	|Postmenopausal	+
−	|<font color="#0000FF"><u>[http://www.novartis.com/ Novartis]</u></font>	+
−	|-	+
−	|Calcitonin Salmon Nasal Spray	+
−	|Fortical®	+
−	|Approved by US	+
−	|Postmenopausal	+
−	|&nbsp;	+
−	|-	+
−	|bgcolor = "#CCFFCC" colspan = "5"|<font color="#FF0000">'''Bone Forming Drugs'''</font>	+
−	|-	+
−	|Teripratide	+
−	|Forteo®	+
−	|Approved by US	+
−	|Osteoporosis	+
−	|<font color="#0000FF"><u>[http://www.pfizer.com/home/ Pfizer]</u></font>	+
−	|-	+
−	|bgcolor = "#CCFFCC" colspan = "5"|<font color="#FF0000">'''Drugs with Complex Mechanisms of Action'''</font>	+
−	|-	+
−	|Strontium Ranelate	+
−	|Protelos	+
−	|Not approved in USA	+
−	|Postmenopausal osteoporosis	+
−	|<font color="#0000FF"><u>[http://www.servier.com/pro/osteoporose/home_osteo.asp Servier]</u></font>	+
−	|-	+
−	|Vitamin D	+
−	|&nbsp;	+
−	|&nbsp;	+
−	|&nbsp;	+
−	|&nbsp;	+
−	|-	+
−	|Calcium	+
−	|&nbsp;	+
−	|<font color="#0000FF"><u>[http://www.fda.gov/OHRMS/DOCKETS/98fr/E6-22573.htm FDA is considering amending rules so that companies can now claim that calcium and Vitamin D in their food supplements can prevent osteoprorosis in all ages and both sexes]</u></font>	+
−	|&nbsp;	+
−	|FDA	+
	|-		|-
		+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''5'''</center>
		+	| style="padding:0.079cm;"| mémoire matérielle transactionnel
		+	| style="padding:0.079cm;"|
		+	| style="padding:0.079cm;"|
		+	| style="padding:0.079cm;"|
		+
	|}		|}
−	===Product pipeline===	+	=== German Search concepts===
	{|border="2" cellspacing="0" cellpadding="4" width="100%"		{|border="2" cellspacing="0" cellpadding="4" width="100%"
−	|align = "center" bgcolor = "#FFFF99" colspan = "5" rowspan = "1" |<font color="#FF0000"><font size = "4">'''Product Pipeline'''</font></font>	+	| style="background-color:#B6DDE8;padding:0.079cm;" width="4%"| <center>'''S. No.'''</center>
		+	| style="background-color:#B6DDE8;padding:0.079cm;" width="20%"| <center>'''Transactional memory'''</center>
		+	| style="background-color:#B6DDE8;padding:0.079cm;" width="20%"| <center>'''Atomic memory transactions'''</center>
		+	| style="background-color:#B6DDE8;padding:0.079cm;" width="20%"| <center>'''Concurrency control'''</center>
		+	| style="background-color:#B6DDE8;padding:0.079cm;" width="20%"| <center>'''Shared memory access'''</center>
		+
	|-		|-
−	|colspan = "5"|	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''1'''</center>
		+	| style="padding:0.079cm;"| transaktionalen Speicher
		+	| style="padding:0.079cm;"| Atom-Speicher-Transaktionen
		+	| style="padding:0.079cm;"| Concurrency Kontrolle
		+	| style="padding:0.079cm;"| Shared-Memory-Synchronisation
		+
	|-		|-
−	|align = "center"|'''DRUG'''	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''2'''</center>
−	|align = "center"|'''COMPANY'''	+	| style="padding:0.079cm;"| transaktionale&nbsp;Ausführung AND Speicher
−	|align = "center"|'''DESCRIPTION'''	+	| style="padding:0.079cm;"| atomar&nbsp;Speicherzugriffe
−	|align = "center"|'''STAGE'''	+	| style="padding:0.079cm;"| Concurrent&nbsp;Computing
		+	| style="padding:0.079cm;"| Shared-Memory-Zugriff
		+
	|-		|-
−	|colspan = "5"|<font color="#FF0000">'''RANKL Inhibitors'''</font>	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''3'''</center>
		+	| style="padding:0.079cm;"| Hybrid&nbsp;transaktionalen Speicher
		+	| style="padding:0.079cm;"|
		+	| style="padding:0.079cm;"|
		+	| style="padding:0.079cm;"|
		+
	|-		|-
−	|align = "center"|Denosumab	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''4'''</center>
−	|align = "center"|<u>[http://www.alantos.com/investors/pipe.jsp/ Atlantos, Amgen]</u>	+	| style="padding:0.079cm;"| Software&nbsp;transaktionalen Speicher
−	|align = "center"|A monoclonal antibody	+	| style="padding:0.079cm;"|
−	|align = "center"|3	+	| style="padding:0.079cm;"|
−	|align = "center"|	+	| style="padding:0.079cm;"|
		+
	|-		|-
−	|colspan = "5"|<font color="#FF0000">'''Bisphosphonates'''</font>	+	| style="background-color:#B6DDE8;padding:0.079cm;"| <center>'''5'''</center>
		+	| style="padding:0.079cm;"| Hardware transaktionalen Speicher
		+	| style="padding:0.079cm;"|
		+	| style="padding:0.079cm;"|
		+	| style="padding:0.079cm;"|
		+
		+	|}
		+
		+
		+	===Search strings===
		+	{|border="2" cellspacing="0" cellpadding="4" width="100%" align="left"
		+	|align = "center" bgcolor = "#FFFF99"|'''Concepts'''
		+	|align = "center" bgcolor = "#FFFF99"|'''Scope'''
		+	|align = "center" bgcolor = "#FFFF99"|'''Search string'''
		+	|align = "center" bgcolor = "#FFFF99"|'''No of hits'''
		+	|align = "center" bgcolor = "#FFFF99"|''' '''
	|-		|-
−	|align = "center"|Minodronate (YM529)	+	|align = "center" bgcolor = "#FFFF99"|'''Transactional memory'''
−	|align = "center"|Astellas	+	|rowspan = "3"|'''Search scope:''' US Granted US Applications EP-A EP-B WO JP DE-C,B DE-A DE-T DE-U GB-A FR-A; <br>'''Claims, Title or Abstract'''<br>'''Years: '''1836-2008
−	|align = "center"|Nitrogen containing bisphosphonate	+	|(transactional ADJ memory) OR ((transactional ADJ execution) SAME memory)
−	|align = "center"|&nbsp;	+	|align = "center"|'''167'''
−	|align = "center"|&nbsp;	+	|
	|-		|-
−	|colspan = "5"|<font color="#FF0000">'''Calcium Antagonist'''</font>	+	|align = "center" bgcolor = "#FFFF99"|'''Other Keywords'''
		+	|(atomic<nowiki>*</nowiki>4 NEAR2 memory NEAR2 (transaction<nowiki>*</nowiki>1 OR access<nowiki>*</nowiki>2)) OR (((concurrency ADJ control) OR (concurrent ADJ computing)) WITH ((shared ADJ memory) AND (synchronization OR access<nowiki>*</nowiki>2)))
		+	|align = "center"|'''24'''
		+	|
	|-		|-
−	|align = "center"|423557	+	|align = "center" bgcolor = "#FFFF99"|'''Final'''
−	|align = "center"|<u>[http://www.gsk.com/investors/reps04/20F-2004.pdf Glaxosmithkline]</u>	+	|align = "center"|'''1 OR 2'''
−	|align = "center"|&nbsp;	+	|align = "center"|'''82 unique (189 patents including families)'''
−	|align = "center"|1	+	|
	|-		|-
−	|align = "center"|423562	+	|}<br clear="all">
−	|align = "center"|<u>[http://www.gsk.com/investors/reps04/20F-2004.pdf Glaxosmithkline]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|1	+
−	|-	+
−	|align = "center"|Calcilytics (751689)	+
−	|align = "center"|<u>[http://www.npsp.com/drug_development/dd_calcilytics.php/ NPS and Glaxosmithkline]</u>	+
−	|align = "center"|Calcilytics antagonize calcium receptors on parathyroid glands resulting in a transient release of the body<nowiki>’</nowiki>s own stores of parathyroid hormone (PTH).	+
−	|align = "center"|1	+
−	|-	+
−	|colspan = "5"|<font color="#FF0000">'''Parathyroid Hormone'''</font>	+
−	|-	+
−	|align = "center"|768974	+
−	|align = "center"|<u>[http://www.gsk.com/investors/product_pipeline/docs/pipeline.pdf/ Glaxosmithkline]</u>	+
−	|align = "center"|Parathyroid Hormone Agonist	+
−	|align = "center"|1	+
−	|-	+
−	|align = "center"|Preos (rDNA origin)	+
−	|align = "center"|<u>[http://www.npsp.com/drug_development/dd_calcilytics.php NPS]</u>	+
−	|align = "center"|Recombinant Parathyroid Hormone	+
−	|align = "center"|Registration Filed	+
−	|-	+
−	|align = "center"|PTH1-34	+
−	|align = "center"|<u>[http://www.nastech.com/nastech/pipeline/ Nastech]</u>	+
−	|align = "center"|Intranasal Parathyroid hormone	+
−	|align = "center"|2	+
−	|align = "center"|	+
−	|-	+
−	|align = "center"|PTH1-34	+
−	|align = "center"|<u>[http://www.emisphere.com/pc_pp.asp Novartis, Emisphere]</u>	+
−	|align = "center"|Oral Parathyroid hormone	+
−	|align = "center"|1	+
−	|align = "center"|	+
−	|-	+
−	|align = "center"|PTH Analogs	+
−	|align = "center"|<u>[http://www.unigene.com/products/product_pipeline.php/ Unigene]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|2	+
−	|-	+
−	|colspan = "5"|<font color="#FF0000">'''Cathepsin k Inhibitor'''</font>	+
−	|-	+
−	|align = "center"|Relacatib (SB-462795)	+
−	|align = "center"|<u>[http://www.gsk.com/investors/product_pipeline/docs/pipeline.pdf/ GlaxoSmithkline]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|1	+
−	|-	+
−	|align = "center"|AAE581	+
−	|align = "center"|<u>[http://www.asbmr.org/news/press_releases/2005/royrelease.cfm Novartis]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|&nbsp;	+
−	|-	+
−	|align = "center"|MK-0822	+
−	|align = "center"|<u>[http://www.merck.com/finance/annualreport/ar2006/pipeline.html/ Canadian Institutes of Health Research, Merck]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|2	+
−	|-	+
−	|colspan = "5"|<font color="#FF0000">'''Selective Estrogen Receptor Modulators'''</font>	+
−	|-	+
−	|align = "center"|Bazedoxifene	+
−	|align = "center"|<u>[http://clinicaltrials.gov/ct/gui/search?term=bazedoxifene&submit=Search/ Wyeth, Ligand]</u>	+
−	|align = "center"|A Third-Generation Selective Estrogen Receptor Modulator for Treatment of Postmenopausal Osteoporosis	+
−	|align = "center"|&nbsp;	+
−	|-	+
−	|align = "center"|Lasofoxifene (Oporia)	+
−	|align = "center"|<u>[http://www.ligand.com/collaborations.php#Leading/ Pfizer,Ligand]</u>	+
−	|align = "center"|A Third-Generation Selective Estrogen Receptor Modulator for Treatment of Postmenopausal Osteoporosis	+
−	|align = "center"|NDA	+
−	|-	+
−	|align = "center"|Arzoxifene	+
−	|align = "center"|<u>[http://www.lillytrials.com/ Eli lilly]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|&nbsp;	+
−	|-	+
−	|align = "center"|Taromifene (Fareston)	+
−	|align = "center"|<u>[http://www.pubmedcentral.nih.gov/articlerender.fcgi?artid=1550783 Orion]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|&nbsp;	+
−	|-	+
−	|colspan = "5"|<font color="#FF0000">'''Calcitonin'''</font>	+
−	|-	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|<u>[http://www.nastech.com/nastech/pipeline/ Nastech]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|NDA	+
−	|-	+
−	|align = "center"|Salmon calcitonin	+
−	|align = "center"|<u>[http://www.unigene.com/products/product_pipeline.php/ Unigene]</u>	+
−	|align = "center"|Nasal	+
−	|align = "center"|3	+
−	|-	+
−	|align = "center"|Salmon calcitonin	+
−	|align = "center"|<u>[http://www.unigene.com/products/product_pipeline.php/ Unigene]</u>	+
−	|align = "center"|Oral	+
−	|align = "center"|2	+
−	|-	+
−	|align = "center"|Salmon calcitonin (SMC 021)	+
−	|align = "center"|<u>[http://www.emisphere.com/pc_osc.asp Novartis, Emisphere, Nordic]</u>	+
−	|align = "center"|Oral	+
−	|align = "center"|3	+
−	|-	+
−	|align = "center"|Salmon calcitonin	+
−	|align = "center"|<u>[http://www.sbtdc.org/technology/sbir/nobex.pdf Nobex (Biocon)]</u>	+
−	|align = "center"|Oral	+
−	|align = "center"|3	+
−	|-	+
−	|colspan = "5"|<font color="#FF0000">'''Vitamin D'''</font>	+
−	|-	+
−	|align = "center"|ED 71	+
−	|align = "center"|<u>[http://www.chugai-pharm.co.jp/english/ir/pipeline/index.html<nowiki> </nowiki>Bone/ Chugai]</u>	+
−	|align = "center"|Activted Vitamin D derivative	+
−	|align = "center"|3	+
−	|-	+
−	|align = "center"|Doxercalciferol (Hectorol)	+
−	|align = "center"|<u>[http://www.centerwatch.com/patient/drugs/dru614.html Bone Care Int.]</u>	+
−	|align = "center"|Synthetic Vitamin D	+
−	|align = "center"|&nbsp;	+
−	|-	+
−	|colspan = "5"|<font color="#FF0000">'''Nitrates: Research is going on to determine if nitrates can prevent osteoporosis in women.'''</font>	+
−	|-	+
−	|align = "center"|Isosorbide mononitrate	+
−	|align = "center"|<u>[http://clinicaltrials.gov/ct/show/ St. Michael<nowiki>’</nowiki>s Hospital, Toronto]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|3	+
−	|-	+
−	|align = "center"|Nitroglycerine	+
−	|align = "center"|<u>[http://clinicaltrials.gov/ct/show/NCT00252421 Canadian Institutes of Health Research (CIHR)]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|3	+
−	|-	+
−	|align = "center"|HCT 1026 (NO releasing Derivative of NSAIDs)	+
−	|align = "center"|<u>[http://www.centerwatch.com/bookstore/nmt/nmtb_osteoporosis.pdf NicOx SA]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|2	+
−	|align = "center"|&nbsp;	+
−	|-	+
−	|colspan = "5"|<font color="#FF0000">'''Selective Androgen Receptor Modulator (SARM)'''</font>	+
−	|-	+
−	|align = "center"|LGD-2941	+
−	|align = "center"|<u>[http://investors.ligand.com/releasedetail.cfm?ReleaseID=258992 Ligand, TAP]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|3	+
−	|-	+
−	|align = "center"|LGD-3303	+
−	|align = "center"|<u>[http://www.ligand.com/research.php Ligand, TAP]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|3	+
−	|-	+
−	|align = "center"|Ostarine	+
−	|align = "center"|<u>[http://www.gtxinc.com/tech/pipeline.htm GTx]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|2	+
−	|-	+
−	|align = "center"|Intermittent Versus Continuous Androgen Suppression	+
−	|align = "center"|<u>[http://clinicaltrials.gov/ct/show/NCT00228124?order=111/ Ontario Cancer Research Network]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|&nbsp;	+
−	|-	+
−	|align = "center" bgcolor = "#FFFF99" colspan = "5"|	+
−	|-	+
−	|align = "center"|Mk 0733	+
−	|align = "center"|<u>[http://www.merck.com/finance/annualreport/ar2006/pipeline.html Merck]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|1	+
−	|-	+
−	|align = "center"|TH0229	+
−	|align = "center"|Theratechnologies	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|&nbsp;	+
−	|-	+
−	|align = "center"|c-8500	+
−	|align = "center"|Merck	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|2	+
−	|align = "center"|&nbsp;	+
−	|-	+
−	|align = "center"|c-3578	+
−	|align = "center"|Merck	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|2	+
−	|align = "center"|&nbsp;	+
−	|-	+
−	|align = "center"|apomorphine	+
−	|align = "center"|Ilex Oncology	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|2	+
−	|align = "center"|&nbsp;	+
−	|-	+
−	|align = "center"|Genistein	+
−	|align = "center"|<u>[http://www.newsrx.com/newsletters/Drug-Law-Weekly/2007-07-10/2207102007866DL.html<nowiki> </nowiki> Primus Pharmaceuticals, Inc.] </u>	+
−	|align = "center"|isoflavones have been shown to interact with animal and human estrogen receptors, causing effects in the body similar to those caused by the hormone estrogen.	+
−	|align = "center"|Available	+
−	|-	+
−	|align = "center"|Soy estrogens	+
−	|align = "center"|<u>[http://clinicaltrials.gov/ct/gui/show/NCT00076050?order=61/ (NIAMS)]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|3	+
−	|-	+
−	|align = "center"|Hesperidin	+
−	|align = "center"|<u>[http://clinicaltrials.gov/ct/gui/show/NCT00330096?order=51/ Nestle clinical nutrition]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|3	+
−	|-	+
−	|align = "center"|Davallia Divaricata	+
−	|align = "center"|<u>[http://clinicaltrials.gov/ct/gui/show/NCT00154609?order=63/ National Taiwan University Hospital]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|1	+
−	|-	+
−	|align = "center"|Atorvaststin	+
−	|align = "center"|&nbsp;<u>[http://clinicaltrials.gov/ct/gui/show/NCT00120133?order=9}]</u>	+
−	|align = "center"|&nbsp;	+
−	|-	+
−	|align = "center"|Potassium citrate	+
−	|align = "center"|<u>[http://clinicaltrials.gov/ct/gui/show/NCT00357331?order=56/ Weill Medical College of Cornell University]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|4	+
−	|-	+
−	|align = "center"|Phosphorus	+
−	|align = "center"|<u>[http://clinicaltrials.gov/ct/gui/show/NCT00074711?order=60/ National Institute of Arthritis and Musculoskeletal and Skin Diseases (NIAMS)]</u>	+
−	|align = "center"|&nbsp;	+
−	|align = "center"|3	+
−	|-	+
−	|}	+
−	===Devices===	+	----
−	{|border="2" cellspacing="0" cellpadding="4" width="100%"	+
−	|[http://www.hiprotector.com/wkit.html Hip Protector]	+	==IP Trend==
−	|Hip pads with special underwear with pockets	+	*75 patents published in the last 10 years.
−	|&nbsp;	+	*Patent filing is more in the last 4 years(75 %)
−	|Children<nowiki>’</nowiki>s Mercy Hospital Kansas City	+
−	|&nbsp;	+	[[Image:Year_wise_graph-Transactional_memory.jpg|align|thumb|center|500px|Year wise graph]]
−	|-	+
−	|}	+	----
		+
		+	==Key companies==
		+	* Intel(26 patents) and Sun Microsystems (19 patents) are major players.
		+	* Microsoft(11 patents) and IBM(7 patents) are next to them.
		+
		+	[[Image:Assignee_graph-Transactional_memory.jpg|align|thumb|center|500px|Top Assignees]]
		+
		+	----
		+
		+	==Top IPC and US Classes==
		+	*'''Top IPC class:''' G06F
−	===Pathways===	+	[[Image:IPC_class-Transactional_memory.jpg|align|thumb|center|500px|IPC class]]
−	[[Image:pathway_products.jpg|800 px|center|thumb| PRODUCT PATHWAY]]	+	*'''Top US class:''' 711, 707, 712, 717, 718
		+	[[Image:US_class-Transactional_memory.jpg|align|thumb|center|500px|US class]]
−	[[Image:pathway_products_pipeline.jpg|800 px|center|thumb| PRODUCT PIPELINE]]
−	==Market Information==	+	----
		+
		+	==Sample analysis==
	{|border="2" cellspacing="0" cellpadding="4" width="100%"		{|border="2" cellspacing="0" cellpadding="4" width="100%"
−	|align = "center" bgcolor = "#FFFF99" colspan = "10"|<font size = "4">Prescription Trends in USA</font>	+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">S.No.</font>
		+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">Patent/Publication No.</font>
		+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">Title</font>
		+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">Transactional memory</font>
		+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">Summary</font>
	|-		|-
−	|align = "center" colspan = "10"|<font size = "1">Source: Arch Intern Med. 2004;164:1525-1530</font>	+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">1</font>
		+	|align = "center"|<font color="#0000FF"><u>[http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PG01&p=1&u=%2Fnetahtml%2FPTO%2Fsrchnum.html&r=1&f=G&l=50&s1=%2220040015642%22.PGNR.&OS=DN/20040015642&RS=DN/20040015642 US20040015642A1]</u></font>
		+	|Software transactional memory for dynamically sizable shared data structures
		+	|align = "center"|Dynamic STM (DSTM)
		+	|A software transactional memory that allows concurrent non-blocking access to a dynamically sizable data structure defined in shared storage managed by the software transactional memory is described. The implementation is called dynamic software transactional memory (DSTM). DSTM techniques allow transactions and transactional objects to be created dynamically. The non-blocking property considered here is obstruction-freedom.
	|-		|-
−	|align = "center"|&nbsp;	+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">2</font>
−	|align = "center"|'''1988'''	+	|align = "center"|<font color="#0000FF"><u>[http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.html&r=1&f=G&l=50&d=PG01&p=1&S1=20060085591.PGNR.&OS=DN/20060085591&RS=DN/20060085591 US20060085591A1]</u></font>
−	|align = "center"|'''1990'''	+	|Hybrid hardware and software implementation of transactional memory access
−	|align = "center"|'''1992'''	+	|align = "center"|Phased Transactional Memory (PhTM)
−	|align = "center"|'''1994'''	+	|The invention relates to a hybrid hardware and software implementation of transactional memory accesses in a computer system. A processor including a transactional cache and a regular cache is utilized in a computer system that includes a policy manager to select one of a first mode (a hardware mode) or a second mode (a software mode) to implement transactional memory accesses. In the hardware mode the transactional cache is utilized to perform read and write memory operations and in the software mode the regular cache is utilized to perform read and write memory operations.
−	|align = "center"|'''1996'''	+
−	|align = "center"|'''1998'''	+
−	|align = "center"|'''2000'''	+
−	|align = "center"|'''2002'''	+
−	|align = "center"|'''2003'''	+
	|-		|-
−	|align = "center"|<font color="#FF6600">'''Patients (Millions)'''</font>	+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">3</font>
−	|align = "center"|NA	+	|align = "center"|<font color="#0000FF"><u>[http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.html&r=1&f=G&l=50&d=PG01&p=1&S1=20070028056.PGNR.&OS=DN/20070028056&RS=DN/20070028056 US20070028056A1]</u></font>
−	|align = "center"|0.6	+	|Direct-update software transactional memory
−	|align = "center"|0.6	+	|align = "center"|Dynamic STM (DSTM)
−	|align = "center"|0.5	+	|A transactional memory programming interface allows a thread to directly and safely access one or more shared memory locations within a transaction while maintaining control structures to manage memory accesses to those same locations by one or more other concurrent threads. Each memory location accessed by the thread is associated with an enlistment record, and each thread maintains a transaction log of its memory accesses.
−	|align = "center"|1.2	+
−	|align = "center"|2	+
−	|align = "center"|2.6	+
−	|align = "center"|2.8	+
−	|align = "center"|3.6	+
	|-		|-
−	|align = "center" colspan = "10"|'''Drugs Prescribed %'''	+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">4</font>
		+	|align = "center"|<font color="#0000FF"><u>[http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.html&r=1&f=G&l=50&d=PG01&p=1&S1=20070156780.PGNR.&OS=DN/20070156780&RS=DN/20070156780 US20070156780A1]</u></font>
		+	|Protecting shared variables in a software transactional memory system
		+	|align = "center"|Dynamic STM (DSTM)
		+	|For a variable accessed at least once in a software-based transactional memory system (STM) defined (STM-defined) critical region of a program, modifying an access to the variable that occurs outside any STM-defined critical region system by starting a hardware based transactional memory based transaction, within the hardware based transactional memory based transaction, checking if the variable is currently owned by a STM transaction, If the variable is not currently owned by a STM transaction, performing the access and then committing the hardware based transactional memory transaction and if the variable is currently owned by a STM transaction, performing a responsive action.
	|-		|-
−	|align = "center"|'''Bisphosphonates (total)'''	+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">5</font>
−	|align = "center"|1	+	|align = "center"|<font color="#0000FF"><u>[http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.html&r=1&f=G&l=50&d=PG01&p=1&S1=20070156994.PGNR.&OS=DN/20070156994&RS=DN/20070156994 US20070156994A1]</u></font>
−	|align = "center"|9	+	|Unbounded transactional memory systems
−	|align = "center"|17	+	|align = "center"|Unbounded Hardware Transactional Memory (UHTM)
−	|align = "center"|14	+	|Methods and apparatus to provide unbounded transactional memory systems are described. Transactional memory is implemented through a table lookup mechanism. To access a shared resource, a thread may first check a table stored in memory to determine whether another thread is accessing the same portion of the shared resource. Accessing a table that is stored in memory may generate overhead that decreases performance.
−	|align = "center"|48	+
−	|align = "center"|49	+
−	|align = "center"|54	+
−	|align = "center"|71	+
−	|align = "center"|73	+
	|-		|-
−	|align = "center"|Alendronate	+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">6</font>
−	|align = "center"|0	+	|align = "center"|<font color="#0000FF"><u>[http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.html&r=1&f=G&l=50&d=PG01&p=1&S1=20070239942.PGNR.&OS=DN/20070239942&RS=DN/20070239942 US20070239942A1]</u></font>
−	|align = "center"|0	+	|Transactional memory virtualization
−	|align = "center"|0	+	|align = "center"|Virtualized Transactional Memory (VTM)
−	|align = "center"|0	+	|Methods and apparatus to provide transactional memory execution in a virtualized mode are described. Data corresponding to a transactional memory access request is stored in a portion of a memory after an operation corresponding to the transactional memory access request causes an overflow and a stored value may be updated for an occurrence of the overflow.
−	|align = "center"|45	+
−	|align = "center"|47	+
−	|align = "center"|48	+
−	|align = "center"|53	+
−	|align = "center"|51	+
	|-		|-
−	|align = "center"|Risedronate	+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">7</font>
−	|align = "center"|0	+	|align = "center"|<font color="#0000FF"><u>[http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.html&r=1&f=G&l=50&d=PG01&p=1&S1=20070300238.PGNR.&OS=DN/20070300238&RS=DN/20070300238 US20070300238A1]</u></font>
−	|align = "center"|0	+	|Adapting software programs to operate in software transactional memory environments
−	|align = "center"|0	+	|align = "center"|Dynamic Software Transactional Memory 2.0 (DSTM2)
−	|align = "center"|0	+	|Software transactional memory is used in non-managed language environments and with legacy codes without requiring a software programmer to change the programming paradigm they are currently used to. STM adapter system automatically transforms all the binary code executed within that block to execute atomically. STM adapter system automatically transforms lock-based critical sections in existing binary code to atomic blocks,
−	|align = "center"|0	+
−	|align = "center"|0	+
−	|align = "center"|4	+
−	|align = "center"|17	+
−	|align = "center"|22	+
	|-		|-
−	|align = "center"|Etidronate	+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">8</font>
−	|align = "center"|1	+	|align = "center"|<font color="#0000FF"><u>[http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.html&r=1&f=G&l=50&d=PG01&p=1&S1=20080005504.PGNR.&OS=DN/20080005504&RS=DN/20080005504 US20080005504A1]</u></font>
−	|align = "center"|9	+	|Global overflow method for virtualized transactional memory
−	|align = "center"|17	+	|align = "center"|Virtualized Transactional Memory (VTM)
−	|align = "center"|14	+	|A method and apparatus for virtualizing and/or extending transactional memory is described. Transactions are executed using local shared transactional memory, such as a cache memory. Upon overflowing the shared transactional memory, the transactional memory is virtualized and/or extended into a higher-level memory, such as a system memory.
−	|align = "center"|3	+
−	|align = "center"|1	+
−	|align = "center"|1	+
−	|align = "center"|0	+
−	|align = "center"|0	+
	|-		|-
−	|align = "center"|'''Calcium'''	+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">9</font>
−	|align = "center"|39	+	|align = "center"|<font color="#0000FF"><u>[http://appft1.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.html&r=1&f=G&l=50&d=PG01&p=1&S1=20080098374.PGNR.&OS=DN/20080098374&RS=DN/20080098374 US20080098374A1]</u></font>
−	|align = "center"|33	+	|Method and apparatus for performing dynamic optimization for software transactional memory
−	|align = "center"|33	+	|align = "center"|Dynamic STM (DSTM)
−	|align = "center"|43	+	|The present invention relates to a method and apparatus for performing dynamic optimization for STM. An optimistically immutable field is determined in the transaction to write. The transaction optimization unit keeps track of the status of object and class fields in a transaction. The transaction optimization unit invalidates methods corresponding to an optimistically immutable field in response to determining that the field has been written to and is therefore not immutable.
−	|align = "center"|31	+
−	|align = "center"|26	+
−	|align = "center"|29	+
−	|align = "center"|26	+
−	|align = "center"|24	+
	|-		|-
−	|align = "center"|'''Calcitonins'''	+	|align = "center" bgcolor = "#969696"|<font color="#00FFFF">10</font>
−	|align = "center"|5	+	|align = "center"|<font color="#0000FF"><u>[http://www.wipo.int/pctdb/en/fetch.jsp?LANG=ENG&DBSELECT=PCT&SERVER_TYPE=19-10&SORT=41253138-KEY&TYPE_FIELD=256&IDB=0&IDOC=1629252&C=10&ELEMENT_SET=B&RESULT=1&TOTAL=1&START=1&DISP=25&FORM=SEP-0/HITNUM,B-ENG,DP,MC,AN,PA,ABSUM-ENG&SEARCH_IA=US2008050081&QUE WO2008088931A2]</u></font>
−	|align = "center"|9	+	|FACILITATING EFFICIENT TRANSACTIONAL MEMORY AND ATOMIC OPERATIONS VIA CACHE LINE MARKING
−	|align = "center"|10	+	|align = "center"|Hardware-Accelerated STM (HASTM)-Conflict detection
−	|align = "center"|13	+	|The system starts by executing a transaction for a thread, wherein executing the transaction involves placing load-marks on cache lines which are loaded during the transaction and placing store-marks on cache lines which are stored to during the transaction. Upon completing the transaction, the system releases the load-marks and the store-marks from the cache lines which were load-marked and store-marked during the transaction. Note that during the transaction, the load-marks and store-marks prevent interfering accesses from other threads to the cache lines.
−	|align = "center"|13	+
−	|align = "center"|16	+
−	|align = "center"|15	+
−	|align = "center"|7	+
−	|align = "center"|5	+
−	|-	+
−	|align = "center"|'''Estrogens'''	+
−	|align = "center"|35	+
−	|align = "center"|25	+
−	|align = "center"|33	+
−	|align = "center"|27	+
−	|align = "center"|17	+
−	|align = "center"|12	+
−	|align = "center"|8	+
−	|align = "center"|5	+
−	|align = "center"|3	+
−	|-	+
−	|align = "center"|'''SERMs'''	+
−	|align = "center"|0	+
−	|align = "center"|0	+
−	|align = "center"|0	+
−	|align = "center"|0	+
−	|align = "center"|0	+
−	|align = "center"|9	+
−	|align = "center"|14	+
−	|align = "center"|12	+
−	|align = "center"|12	+
	|-		|-
	|}		|}
−	==Clinical Trials==	+
−	{|border="2" cellspacing="0" cellpadding="4" width="100%"	+
−	|align = "center" bgcolor = "#FFFF99"|'''Trial No.'''	+	----
−	|align = "center" bgcolor = "#FFFF99"|'''Condition'''	+
−	|bgcolor = "#FFFF99"|'''Description'''	+	==Patent dashboard==
−	|align = "center" bgcolor = "#FFFF99"|'''Intervention'''	+	'''[https://www.dolcera.com/auth/dashboard/dashboard.php?workfile_id=388 Patent Categorization in Dashboard]'''
−	|align = "center" bgcolor = "#FFFF99"|'''Therapy'''	+
−	|align = "center" bgcolor = "#FFFF99"|'''Route of admn'''	+	==<span style="color:#C41E3A">Like this report?</span>==
−	|align = "center" bgcolor = "#FFFF99"|'''Sponsors & Collaborators'''	+	<p align="center"> '''This is only a sample report with brief analysis''' <br>
−	|align = "center" bgcolor = "#FFFF99"|'''Phase'''	+	'''Dolcera can provide a comprehensive report customized to your needs'''</p>
−	|align = "center" bgcolor = "#FFFF99"|'''Date'''	+	{|border="2" cellspacing="0" cellpadding="4" align="center" "
		+	|style="background:lightgrey" align = "center" colspan = "3"|'''[mailto:info@dolcera.com <span style="color:#0047AB">Buy the customized report from Dolcera</span>]'''
	|-		|-
−	|align = "center"|1	+	| align = "center"| [http://www.dolcera.com/website_prod/services/ip-patent-analytics-services Patent Analytics Services]
−	|align = "center"|Postmenopausal Osteoporosis	+	|align = "center"| [http://www.dolcera.com/website_prod/services/business-research-services Market Research Services]
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00405392?order=13 Investigate Patient Preference On Dosing In Ibandronate And Risedronate in korean women ]</font>	+	|align = "center"| [http://www.dolcera.com/website_prod/tools/patent-dashboard Purchase Patent Dashboard]
−	|align = "center"| Ibandronate	+
−	|align = "center"| Drug	+
−	|align = "center"|Oral	+
−	|align = "center"| GlaxoSmithKline	+
−	|align = "center"|Phase IV	+
−	|align = "center"|May-07	+
	|-		|-
−	|align = "center"|2	+	|align = "center"| [http://www.dolcera.com/website_prod/services/ip-patent-analytics-services/patent-search/patent-landscapes Patent Landscape Services]
−	|align = "center"|Osteoporosis<br>Osteopenia	+	|align = "center"| [http://www.dolcera.com/website_prod/research-processes Dolcera Processes]
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00145977?order=14 Texture Analysis for Postmenopausal Osteoporosis]</font>	+	|align = "center"| [http://www.dolcera.com/website_prod/industries Industry Focus]
−	|align = "center"|Alendronate	+
−	|align = "center"|Drug	+
−	|align = "center"|Oral	+
−	|align = "center"|University of Chicago	+
−	|align = "center"| -	+
−	|align = "center"|Mar-07	+
	|-		|-
−	|align = "center"|3	+	|align = "center"| [http://www.dolcera.com/website_prod/services/ip-patent-analytics-services/patent-search/patent-landscapes Patent Search Services]
−	|align = "center"|Osteoporosis	+	|align = "center"| [http://www.dolcera.com/website_prod/services/ip-patent-analytics-services/alerts-and-updates Patent Alerting Services]
−	|align = "center"|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00471237?order=18 A Phase II Study Evaluating SB-751689 in Post-Menopausal Women With Osteoporosis.]</font>	+	|align = "center"| [http://www.dolcera.com/website_prod/tools Dolcera Tools]
−	|align = "center"|SB-751689	+
−	|align = "center"|Drug	+
−	|align = "center"|Oral	+
−	|align = "center"|  GlaxoSmithKline	+
−	|align = "center"|Phase II	+
−	|align = "center"|May-07	+
	|-		|-
−	|align = "center"|4	+	|}
−	|align = "center"|Osteoporosis	+	<br>
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00432692?order=15 Fall prevention program ]</font>	+	==Contact Dolcera==
−	|align = "center"|Procedure	+
−	|        -	+	{| style="border:1px solid #AAA; background:#E9E9E9" align="center"
−	|       -	+
−	|align = "center"|Sint Maartenskliniek<br>ZonMw: The Netherlands Organisation for Health Research and Development	+
−	|align = "center"|	+
−	|align = "center"|Apr-07	+
	|-		|-
−	|align = "center"|5	+	! style="background:lightgrey" | Samir Raiyani
−	|align = "center"|Osteoporosis<br>Osteopenia	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00491920?order=16 High Dosage Vitamin D and Osteoporosis]</font>	+
−	|align = "center"|Cholecalciferol	+
−	|align = "center"|Drug	+
−	|align = "center"|Oral	+
−	|align = "center"|University Hospital of North Norway	+
−	|align = "center"|Phase IV	+
−	|align = "center"|Jun-07	+
	|-		|-
−	|align = "center"|6	+	| '''Email''': [mailto:info@dolcera.com info@dolcera.com]
−	|align = "center"|Osteoporosis	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00479037?order=19 Effect of PTH(1-84)or Strontium Ranelate on Bone Formation Measured by Bone Markers]</font>	+
−	|align = "center"|Parathyronine hormone	+
−	|align = "center"|Drug	+
−	|align = "center"|Oral	+
−	|align = "center"|Nycomed	+
−	|align = "center"|Phase IV	+
−	|align = "center"|May-07	+
−	|-	+
−	|align = "center"|7	+
−	|align = "center"|Post-Menopausal Osteoporosis	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00493532?order=20 A Study of Quarterly Intravenous Bonviva (Ibandronate) in Women With Post-Menopausal Osteoporosis.]</font>	+
−	|align = "center"|ibandronate <nowiki>[</nowiki>Bonviva/Boniva<nowiki>]</nowiki>	+
−	|align = "center"|Drug	+
−	|align = "center"|Intravenous	+
−	|align = "center"|Hoffmann-La Roche	+
−	|align = "center"|Phase IV	+
−	|align = "center"|Jul-07	+
−	|-	+
−	|align = "center"|8	+
−	|align = "center"|Osteoporosis	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00414973?order=22 A Study for Patients With Osteoporosis]</font>	+
−	|align = "center"|1.Salmon Calcitonin 2.Teriparatide	+
−	|align = "center"|Drug	+
−	|align = "center"|Nose/intravenous	+
−	|align = "center"|Eli Lilly and Company	+
−	|align = "center"|<br> Phase III	+
−	|align = "center"|Jun-07	+
−	|-	+
−	|align = "center"|9	+
−	|align = "center"|Osteoporosis	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00404820?order=24 Safety/Efficacy of Zoledronic Acid and Alendronate on Bone Metabolism in Post Menopausal Women With Osteoporosis]</font>	+
−	|align = "center"|Zoledronic acid and alendronate	+
−	|align = "center"|Drug	+
−	|align = "center"|Oral	+
−	|align = "center"|Novartis	+
−	|align = "center"|<br> Phase III	+
−	|align = "center"|May-07	+
−	|-	+
−	|align = "center"|10	+
−	|align = "center"|Osteoporosis	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00439647?order=26 Efficacy in Reducing Fractures and Safety of Zoledronic Acid in Men With Osteoporosis]</font>	+
−	|align = "center"|zoledronic acid	+
−	|align = "center"|Drug	+
−	|align = "center"|Intravenous	+
−	|align = "center"|Novartis	+
−	|align = "center"|<br> Phase III	+
−	|align = "center"|Feb-07	+
−	|-	+
−	|align = "center"|11	+
−	|align = "center"|Osteoporosis	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00154609?order=27 Davallia Divaricata BL: The Use of Traditional Chinese Native Medicine for Osteoporosis]</font>	+
−	|align = "center"|Gu-Sui-Bu (Davallia Divaricata)	+
−	|align = "center"|Drug	+
−	|align = "center"|	+
−	|align = "center"|National Taiwan University Hospital	+
−	|align = "center"|<br> Phase I	+
−	|align = "center"|Jan-07	+
−	|-	+
−	|align = "center"|12	+
−	|align = "center"|Osteoporosis	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00489918?order=44 Dose Ranging Study - Macroflux PTH in Postmenopausal Women With Osteoporosis]</font>	+
−	|align = "center"|Macroflux PTH	+
−	|align = "center"|Drug	+
−	|align = "center"|Subcutaneuos	+
−	|align = "center"|The Macroflux Corporation	+
−	|align = "center"|Phase II	+
−	|align = "center"|Jun-07	+
−	|-	+
−	|align = "center"|13	+
−	|align = "center"|Osteoporosis	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00391404?order=41 Fosamax for Childhood Cancer Survivors]</font>	+
−	|align = "center"|Alendronate	+
−	|align = "center"|Drug	+
−	|align = "center"|Oral	+
−	|align = "center"|Chinese University of Hong Kong	+
−	|align = "center"| Phase III	+
−	|align = "center"|Oct-06	+
−	|-	+
−	|align = "center"|14	+
−	|align = "center"|Osteoporosis	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00365456?order=40 This study is currently recruiting patients.]</font>	+
−	|align = "center"|Parathyroid Hormone (PTH)	+
−	|align = "center"|Drug	+
−	|align = "center"|Subcutaneuos	+
−	|align = "center"|  Nycomed	+
−	|align = "center"| -	+
−	|align = "center"|Feb-07	+
−	|-	+
−	|align = "center"|15	+
−	|align = "center"|Osteoporosis	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00421343?order=38 This study is currently recruiting patients.]</font>	+
−	|align = "center"|Alendronate with cholecalciferol and Os-Cal with extra D	+
−	|align = "center"|Drug	+
−	|align = "center"|Oral	+
−	|align = "center"|National Institute on Aging (NIA),Glaxosmithkline	+
−	|align = "center"|Phase III	+
−	|align = "center"|May-07	+
−	|-	+
−	|align = "center"|16	+
−	|align = "center"|Primary Osteoporosis	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00447915?order=32 Phase II/III Clinical Study of R484iv (Ibandronic Acid) for Primary Osteoporosis]</font>	+
−	|align = "center"|Ibandronic acid	+
−	|align = "center"|Drug	+
−	|align = "center"|Oral	+
−	|align = "center"|  Chugai Pharmaceutical	+
−	|align = "center"|Phase III	+
−	|align = "center"|Mar-07	+
−	|-	+
−	|align = "center"|17	+
−	|align = "center"|Postmenopausal Osteoporosis,      Back pain and <br>Spinal Fracture	+
−	|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00343252?order=37 Effect of Teriparatide Compared to Risedronate on Back Pain in Women With a Spine Fracture Caused by Osteoporosis]</font>	+
−	|Teriparatide and risedronate	+
−	|align = "center"|Drug	+
−	|align = "center"|Oral/Subcutaneuos	+
−	|align = "center"|Eli Lilly and Company	+
−	|align = "center"|Phase III	+
−	|align = "center"|Jul-07	+
−	|-	+
−	|align = "center"|18	+
−	|align = "center"|Osteoporosis	+
−	|align = "center"|<font color="#0000FF">[http://clinicaltrials.gov/ct/show/NCT00493623?order=50 BONDIR Study: A Study of Intravenous Bonviva (Ibandronate) After Recent Vertebral Osteoporotic Fracture in Patients With Osteoporosis.]</font>	+
−	|align = "center"|Ibandronate <nowiki>[</nowiki>Bonviva/Boniva<nowiki>]</nowiki>	+
−	|align = "center"|Drug	+
−	|align = "center"|Intravenous	+
−	|align = "center"|Hoffmann-La Roche	+
−	|align = "center"|Phase III	+
−	|align = "center"|Jul-07	+
	|-		|-
		+	| '''Phone''': +1-650-269-7952
	|}		|}
−
−	==Intellectual Property==
−	===Search strategy===
−	* '''Database/Vendor''': Micropat
−	* '''Search scope''': US Granted US Applications EP-A EP-B WO JP (bibliographic data only) DE-C,B DE-A DE-T DE-U GB-A FR-A; '''Claims'''
−	* '''Years''': Issue/Publication Date: >20051231
−	* '''Search String''': ((Osteoporosis OR (bone Near3 regeneration)) AND (treatment))
−	* '''Hits''': 1261/982 patents (with/with out family members)
−	* '''Date of search''': 14th September 2007
−
−	===Top players and IPC classes===
−
−	[[Image:Top players and IPC.jpeg|center|800 px|]]
−
−	===Geographical Distribution and Treatment Approaches===
−	[[Image:Osteoporosis -geographical.jpeg|center|800 px|]]
−
−	===IP activity and Treatment Approaches===
−	* Decline in the IP activity during 2006 and 2007 is due 18 months publication delay of patent document.
−	[[Image:Osteoporosis -year approach.jpeg|center|800 px|]]
−
−	==Conferences==
−	* [http://www.chinamed.com.cn/icobr2008/html/WelcomeAddress.html International Conference on Osteoporosis and Bone Research to be held on Oct 15-18, 2008 in Beijing, China.]
−	* [http://www.iofbonehealth.org/wco/2008/homepage.html 2008 IOF World Congress on Osteoporosis to be held on December 2-7, 2008, Bangkok, Thailand]
−	* [http://www.oarsi.org/meetings/07Congress/index.cfm 2007 World Congress on Osteoarthritis, December 6-9, 2007, Marriott Harbor Beach Resort & Spa in fabulous Ft. Lauderdale, Florida]
−	* [http://www.asbmr.org/meeting/index.cfm American Society of Bone and Mineral Research Annual Meeting, September 12-16, 2008, Montreal, Canada]
−
−	==Contact Dolcera==
−
−	'''Samir Raiyani'''
−
−	'''201 A South Delaware St. #306'''
−	'''San Mateo, CA 94401 USA'''
−	'''Phone: +1-650-269-7952'''
−	'''Fax: +1-866-690-7517'''
−	'''info@dolcera.com'''

---

Latest revision as of 07:08, 27 July 2015

Background

Transactional memory

• Transactional memory is a general and flexible way to allow programs to read and modify disparate primary memory locations atomically as a single operation, much as a database transaction can atomically modify many records on disk.
• Transactional memory attempts to simplify parallel programming by allowing a group of load and store instructions to execute in an atomic way. Transactional memory is a concurrency control mechanism analogous to database transactions for controlling access to shared memory in concurrent computing. A transaction is a piece of code that executes a series of reads and writes to shared memory.
• Transactional memory (TM) supports code sections that are executed atomically, i.e., so that they appear to be executed one at a time, with no interleaving between their steps. TM significantly reduces the difficulty of writing correct concurrent programs. A good TM implementation avoids synchronization between concurrently executed transactional sections unless they actually conflict. TM can significantly improve the performance and scalability of concurrent programs, as well as makes them easier to write, understand and maintain.
• Transactional memory generally refers to a synchronization model that allows multiple threads to concurrently access a shared resource (such as a data structure stored in memory) without acquiring a lock as long as the accesses are non-conflicting, for example, as long as the accesses are directed to different portions of the shared resource.

More details

---

Transactional programming models

• Transactional programming models can be supported in software using software-based transactional memory (STM), in hardware using hardware- based transactional memory (HTM), or in a combination of the two (Hybrid TM, or HyTM).
  • Software based Transactional memory (STM) can allow sequences of concurrent operations to be combined into atomic transactions, thereby reducing the complexity of both programming and verification. STM is a scheme for concurrent programming with multiple threads that uses transactions similar to those used in databases.
  • Hardware based Transactional memory (HTM) system requires no read or write barriers within the transaction code. The hardware manages data versions and tracks conflicts transparently.
  • Hybrid Transactional memory (HyTM) implements Transactional memory in software so that it can use best-effort Hardware Transactional memory (HTM) to boost performance but does not depend on HTM.

Software based Transactional memory

• Software transactional memory (STM) is implemented in software. All speculative STM transactional data is stored in the system memory and indicated to be in a non-committed state. When the STM transaction commits, any data the transaction writes is indicated as committed and subsequently available to other threads and transactions. In certain STM systems, a flag may be set to indicate the data as committed and accessible and available in memory to other transactions.

DracoSTM

• DracoSTM is a high performance lock-based C++ Software Transactional memory research library. DracoSTM uses only native object-oriented language semantics, increasing its intuitiveness for developers while maintaining high programmability via automatic handling of composition, locks and transaction termination.
• DracoSTM is a lock-based STM system. At its core, DracoSTM uses one lock per thread to implement transactional reads and writes. This allows multiple transactions to simultaneously read and write without blocking other transactions’ progress.

Dynamic STM (DSTM)

• Dynamic Software Transactional Memory (DSTM) is a low-level application programming interface (API) for syn-chronizing shared data without using locks.
• DSTM supports dynamic-sized data structures. DSTM has non-blocking implementation. The non-blocking property is obstruction-freedom. Dynamic means that the set of locations accessed by the transaction is not known in advance and is determined during its execution.
• DSTM techniques allow transactions and transactional objects to be created dynamically.Transactions may determine the sequence of objects to access based on the values observed in objects accessed earlier in the same transaction. DSTM is well suited to the implementation of dynamic-sized data structures such as lists and trees.

Dynamic Software Transactional Memory 2.0 (DSTM2)

• DSTM2 is a Java-based software library that provides a flexible framework for implementing STM. DSTM2 significantly improves the programming interface of its predecessor DSTM. The code is provided in Java libraries and any Java programmer can use it easily. DSTM2 allows researchers to plug in their STM implementations and directly compare them with others.
• The DSTM2 library assumes that multiple concurrent threads share data objects. The DSTM2 library provides a new kind of thread that can execute transactions, which access shared atomic objects. DSTM2 threads provide methods for creating new atomic classes and executing transactions.

Nonblocking Software Transactional Memory

• Nonblocking STMs are obstruction free. Nonblocking Software Transactional Memory guarantees that, if a transaction is repeatedly retried and eventually encounters no interference from other transactions, then eventually the transaction commits successfully.
• Nonblocking STM “steals” ownership of a memory location from another transaction, rather than waiting for the other transaction to explicitly release it. Accessing stolen locations is more complicated and expensive than accessing unstolen ones, but stealing is worthwhile in order to avoid waiting for another transaction that is delayed for a long time.

Like this report?

This is only a sample report with brief analysis
Dolcera can provide a comprehensive report customized to your needs

Buy the customized report from Dolcera
Patent Analytics Services	Market Research Services	Purchase Patent Dashboard
Patent Landscape Services	Dolcera Processes	Industry Focus
Patent Search Services	Patent Alerting Services	Dolcera Tools

Non-blocking conditions

Lock-free transactional memory

• Lock-free transactional memory: A transactional memory implementation is lock-free if all its operations are lock-free and if some thread repeatedly attempts to commit transactions, then eventually some thread performs a successful commit.
• Lock-freedom: An implementation of an operation is lock-free if after a finite number of steps of any execution of that operation, some operation execution completes (irrespective of the timing behavior of any concurrent operation executions).

Wait-free transactional memory

• Wait-free transactional memory: A transactional memory implementation is wait-free if all its operations are wait-free and any thread that repeatedly attempts to commit transactions eventually performs a successful commit.
• Wait-freedom: An implementation of an operation is wait-free if after a finite number of steps of any execution of that operation, that operation execution completes (irrespective of the timing behavior of any concurrent operation executions).

Obstruction-free transactional memory

• Obstruction-free transactional memory: A transactional memory implementation is obstruction-free if all its operations are obstruction-free and if some thread repeatedly attempts to commit transactions, and runs in isolation after some point, then it eventually performs a successful commit.
• Obstruction-freedom: An implementation of an operation is obstruction-free if every operation execution that executes in isolation after some point completes after a finite number of steps.

Hardware based Transactional memory

• HTM comprises hardware transactions implemented entirely in processor hardware. For hardware transactions, data may be stored in hardware registers and cache, such that all cache actions are done atomically in hardware and data in the HTM is only written to the main memory upon committing the transaction. The HTM holds all the speculative writes without propagating to the main system memory, such as a Random Access Memory (RAM) device, until the transaction commits. If the hardware transaction aborts, then the cache lines holding the tentative writes in the HTM are discarded. HTM hardware transactions may utilize cache coherency protocols to detect and manage conflicts between HTM hardware transactions. The cache coherency protocols keep track of accesses within a hardware transaction. If two hardware transactions are accessing a same memory location, then the HTM aborts one transaction if there is a conflict, else the transaction's changes may be committed to the system memory.
• HTM transactions usually require less overhead then STM transactions because HTM transactions occur entirely in hardware. HTM transactions may be limited to smaller transactions due to hardware limitations, whereas STM transactions can handle large and longer transactions. Source
• The multi-core processor Rock supports Hardware Transactional Memory (HTM).
• Rock’s HTM feature is an important but modest first step in integrating HTM support into a mainstream commercial multi-core processor.
• Rock supports HTM with two new instructions, chkpt and commit, and a new checkpoint status (cps) register. A transaction is started by a chkpt instruction, and is terminated by either a commit instruction or the failure of the transaction. If a transaction fails, some indication of the cause of failure is stored in the cps register, and control is transferred to the PC-relative offset (fail pc) specified by the chkpt instruction.

Adaptive Transactional Memory Test Platform

• The Adaptive Transactional Memory Test Platform (ATMTP) provides a first-order approximation of the success and failure characteristics of transactions on Rock. ATMTP will allow developers to test and tune their code for Rock.
• ATMTP correctly models Rock’s HTM-related instructions, and fairly accurately reflects most of the circumstances that cause Rock transactions to fail. ATMTP provides a good platform for experimenting with HTM-based code that will behave similarly on Rock.

Unbounded Hardware Transactional Memory (UHTM)

• UHTM is commited in-cache. When not possible, hardware “spills” transaction information into memory, allowing (essentially) unbounded transactions. UTM is more appealing for programmer, but is significantly more complicated. Unbounded means that there is no limit on the number of locations accessed by the transaction.

Best-effort Hardware Transactional Memory

• Best-effort Hardware Transactional Memory transactions are committed in-cache and aborted if they don’t fit. Best-effort Hardware Transactional Memory has simple design.Best-effort Hardware Transactional Memory violates Principle of Least Astonishment. Programmer should not have to think about cache mapping, cache size, cache organization, etc.
• Best-effort HTM does not guarantee to support transactions of any size and duration, and thus is free to simply abort transactions that exceed on-chip resources for HTM or encounter difficult events or situations.

Split Hardware Transaction (SpHT)

• The Split Hardware Transaction (SpHT)uses minimal software support to combine multiple segments of an atomic block, each executed using a separate hardware transaction, into one atomic operation. The idea of segmenting transactions can be used for many purposes, including nesting, local retry, or Else, and user-level thread scheduling. SpHT overcomes the limited expressive power of best-effort HTM while imposing overheads dramatically lower than STM and preserving useful guarantees such as strong atomicity provided by the underlying HTM.

Virtualized Transactional Memory (VTM)

• Virtualized TM (VTM) maintains atomicity and isolation even if a transaction is interrupted by a cache overflow or a system event. VTM maps the key bookkeeping data structures for transactional execution (read set, write set, write buffer or undo-log) to virtual memory, which is effectively unbounded and is unaffected by system interruptions. The hardware caches hold the working set of these data structures. VTM also suggested the use of hardware signatures to avoid redundant searches through structures in virtual memory.

Conflict detection

• HTM systems rely on a computer’s cache hierarchy and the cache coherence protocol to implement conflict detection. Caches observe all reads and writes issued by a processor, can buffer a significant amount of data, and can be searched efficiently because of their associative organization. All HTMs modify the first-level caches, but the approach extends to higher-level caches, both private and shared.
• Conflict detection occurs as other processors receive the coherence messages from the committing transaction. Hardware looks up the received block address in the local caches. If the block is in a cache and has its R or W bit set, there is a read-write or a write-write conflict between the committing and the local transaction. The hardware signals a software handler, which aborts the local transaction and potentially retries it after a backoff period.
• Direct memory updates: For direct updates, the hardware transparently logs the original value in a memory block before its first modification by a transaction. If the transaction aborts, the log is used to undo any memory updates.
• Early conflict detection : For early conflict detection, the hardware acquires exclusive access to the cache block on the first write and maintains it until the transaction commits.

Hybrid Transactional memory (HyTM)

• The HyTM approach is to provide an STM implementation that does not depend on hardware support beyond what is widely available today, and also to provide the ability to execute transactions using whatever HTM support is available in such a way that the two types of transactions can coexist correctly.
• The key idea to achieving correct interaction between software transactions and hardware transactions is to augment hardware transactions with additional code that ensures that the transaction does not commit if it conflicts with an ongoing software transaction.

Phased Transactional Memory (PhTM)

• Phased Transactional Memory (PhTM)supports switching between different “phases”, each implemented by a different form of transactional memory support. PhTM allows to adapt between a variety of different transactional memory implementations.

Nonblocking Zero-Indirection Transactional Memory (NZTM)

• Nonblocking Zero-Indirection Transactional Memory (NZTM) is a nonblocking, zero-indirection object-based hybrid transactional memory system. NZTM can execute transactions using best-effort hardware transactional memory or by using compatible software transactional memory system.

Hardware-Accelerated STM (HASTM)

• Hardware-Accelerated STM (HASTM) system proposes hardware support to reduce the overhead of STM instrumentation. The supplementary hardware allows software to build fast filters that could accelerate the common case of read set maintenance.
• HASTM provides the STM with two capabilities through per-thread mark bits at the granularity of cache blocks.
• Conflict detection: Software can check if a mark bit was previously set for a given block of memory and that no other thread wrote to the block since it was marked.
• Validation: Software can query if potentially there were writes by other threads to any of the memory blocks that the thread marked.

Signature-Accelerated STM (SigTM)

• Signature-Accelerated STM (SigTM)uses hardware signatures to encode the read set and write set for software transactions. A hardware Bloom filter outside of the caches computes the signatures.b Software instrumentation provides the filters with the addresses of the objects read or written within a transaction. To detect conflicts, hardware in the computer monitors coherence traffic for requests for exclusive accesses to a cache block, which indicates a memory update.
• The hardware tests if the address in a request is potentially in a transaction’s read or write set by examining the transaction’s signatures. If so, the memory reference is a potential conflict and the STM can either abort a transaction or turn to software validation.

---

Search strategy

English Search concepts

S. No.	Transactional memory	Atomic memory transactions	Concurrency control	Shared memory access
1	Transactional memory	Atomic memory transactions	Concurrency control	Shared memory synchronization
2	Transactional execution AND memory	Atomically memory accesses	Concurrent computing	Shared memory access
3	Hybrid transactional memory
4	Software transactional memory
5	Hardware transactional memory

French Search concepts

S. No.	Transactional memory	Atomic memory transactions	Concurrency control	Shared memory access
1	mémoire transactionnelle	opérations de mémoire atomique	contrôle de concurrence	La synchronisation de mémoire partagée
2	l'exécution des transactions AND mémoire	accès à la mémoire atomique	programmation concurrente	Accès à la mémoire partagée
3	hybride mémoire transactionnelle
4	mémoire logiciel transactionnel
5	mémoire matérielle transactionnel

German Search concepts

S. No.	Transactional memory	Atomic memory transactions	Concurrency control	Shared memory access
1	transaktionalen Speicher	Atom-Speicher-Transaktionen	Concurrency Kontrolle	Shared-Memory-Synchronisation
2	transaktionale Ausführung AND Speicher	atomar Speicherzugriffe	Concurrent Computing	Shared-Memory-Zugriff
3	Hybrid transaktionalen Speicher
4	Software transaktionalen Speicher
5	Hardware transaktionalen Speicher

Search strings

Concepts	Scope	Search string	No of hits
Transactional memory	Search scope: US Granted US Applications EP-A EP-B WO JP DE-C,B DE-A DE-T DE-U GB-A FR-A; Claims, Title or Abstract Years: 1836-2008	(transactional ADJ memory) OR ((transactional ADJ execution) SAME memory)	167
Other Keywords		(atomic*4 NEAR2 memory NEAR2 (transaction*1 OR access*2)) OR (((concurrency ADJ control) OR (concurrent ADJ computing)) WITH ((shared ADJ memory) AND (synchronization OR access*2)))	24
Final		1 OR 2	82 unique (189 patents including families)

---

IP Trend

• 75 patents published in the last 10 years.
• Patent filing is more in the last 4 years(75 %)

---

Key companies

• Intel(26 patents) and Sun Microsystems (19 patents) are major players.
• Microsoft(11 patents) and IBM(7 patents) are next to them.

---

Top IPC and US Classes

• Top IPC class: G06F

• Top US class: 711, 707, 712, 717, 718

---

Sample analysis

S.No.	Patent/Publication No.	Title	Transactional memory	Summary
1	US20040015642A1	Software transactional memory for dynamically sizable shared data structures	Dynamic STM (DSTM)	A software transactional memory that allows concurrent non-blocking access to a dynamically sizable data structure defined in shared storage managed by the software transactional memory is described. The implementation is called dynamic software transactional memory (DSTM). DSTM techniques allow transactions and transactional objects to be created dynamically. The non-blocking property considered here is obstruction-freedom.
2	US20060085591A1	Hybrid hardware and software implementation of transactional memory access	Phased Transactional Memory (PhTM)	The invention relates to a hybrid hardware and software implementation of transactional memory accesses in a computer system. A processor including a transactional cache and a regular cache is utilized in a computer system that includes a policy manager to select one of a first mode (a hardware mode) or a second mode (a software mode) to implement transactional memory accesses. In the hardware mode the transactional cache is utilized to perform read and write memory operations and in the software mode the regular cache is utilized to perform read and write memory operations.
3	US20070028056A1	Direct-update software transactional memory	Dynamic STM (DSTM)	A transactional memory programming interface allows a thread to directly and safely access one or more shared memory locations within a transaction while maintaining control structures to manage memory accesses to those same locations by one or more other concurrent threads. Each memory location accessed by the thread is associated with an enlistment record, and each thread maintains a transaction log of its memory accesses.
4	US20070156780A1	Protecting shared variables in a software transactional memory system	Dynamic STM (DSTM)	For a variable accessed at least once in a software-based transactional memory system (STM) defined (STM-defined) critical region of a program, modifying an access to the variable that occurs outside any STM-defined critical region system by starting a hardware based transactional memory based transaction, within the hardware based transactional memory based transaction, checking if the variable is currently owned by a STM transaction, If the variable is not currently owned by a STM transaction, performing the access and then committing the hardware based transactional memory transaction and if the variable is currently owned by a STM transaction, performing a responsive action.
5	US20070156994A1	Unbounded transactional memory systems	Unbounded Hardware Transactional Memory (UHTM)	Methods and apparatus to provide unbounded transactional memory systems are described. Transactional memory is implemented through a table lookup mechanism. To access a shared resource, a thread may first check a table stored in memory to determine whether another thread is accessing the same portion of the shared resource. Accessing a table that is stored in memory may generate overhead that decreases performance.
6	US20070239942A1	Transactional memory virtualization	Virtualized Transactional Memory (VTM)	Methods and apparatus to provide transactional memory execution in a virtualized mode are described. Data corresponding to a transactional memory access request is stored in a portion of a memory after an operation corresponding to the transactional memory access request causes an overflow and a stored value may be updated for an occurrence of the overflow.
7	US20070300238A1	Adapting software programs to operate in software transactional memory environments	Dynamic Software Transactional Memory 2.0 (DSTM2)	Software transactional memory is used in non-managed language environments and with legacy codes without requiring a software programmer to change the programming paradigm they are currently used to. STM adapter system automatically transforms all the binary code executed within that block to execute atomically. STM adapter system automatically transforms lock-based critical sections in existing binary code to atomic blocks,
8	US20080005504A1	Global overflow method for virtualized transactional memory	Virtualized Transactional Memory (VTM)	A method and apparatus for virtualizing and/or extending transactional memory is described. Transactions are executed using local shared transactional memory, such as a cache memory. Upon overflowing the shared transactional memory, the transactional memory is virtualized and/or extended into a higher-level memory, such as a system memory.
9	US20080098374A1	Method and apparatus for performing dynamic optimization for software transactional memory	Dynamic STM (DSTM)	The present invention relates to a method and apparatus for performing dynamic optimization for STM. An optimistically immutable field is determined in the transaction to write. The transaction optimization unit keeps track of the status of object and class fields in a transaction. The transaction optimization unit invalidates methods corresponding to an optimistically immutable field in response to determining that the field has been written to and is therefore not immutable.
10	WO2008088931A2	FACILITATING EFFICIENT TRANSACTIONAL MEMORY AND ATOMIC OPERATIONS VIA CACHE LINE MARKING	Hardware-Accelerated STM (HASTM)-Conflict detection	The system starts by executing a transaction for a thread, wherein executing the transaction involves placing load-marks on cache lines which are loaded during the transaction and placing store-marks on cache lines which are stored to during the transaction. Upon completing the transaction, the system releases the load-marks and the store-marks from the cache lines which were load-marked and store-marked during the transaction. Note that during the transaction, the load-marks and store-marks prevent interfering accesses from other threads to the cache lines.

---

Patent dashboard

Patent Categorization in Dashboard

Like this report?

This is only a sample report with brief analysis
Dolcera can provide a comprehensive report customized to your needs

Buy the customized report from Dolcera
Patent Analytics Services	Market Research Services	Purchase Patent Dashboard
Patent Landscape Services	Dolcera Processes	Industry Focus
Patent Search Services	Patent Alerting Services	Dolcera Tools

Contact Dolcera

Samir Raiyani
Email: info@dolcera.com
Phone: +1-650-269-7952